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ABSTRACT 
Future Naval systems and ships are being designed with pulse-power loads and hybrid 
electrical systems.  There is a demand for efficient, reliable, and durable compact power 
converters to bridge pulse-power systems with the electrical plants of the future.  This 
thesis presents modeling and analysis of a constant power Series Loaded Resonant (SLR) 
converter.  The modeling work presented was successfully implemented in Simulink and 
then prototyped in a small-scale application in the laboratory.  The Simulink model and 
prototype were tested under various conditions and may be used to reduce the risk in the 
design of future large-scale applications. 
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EXECUTIVE SUMMARY 
The Navy‟s Next Generation Integrated Power System (NGIPS) is being designed to 
improve ship fuel economy and to provide energy for pulsed-power systems.  Shipboard 
weapon systems in development are envisioned to have pulse-power requirements greater 
than 30MW, as illustrated below, which currently exceeds the power generation 
capability of today‟s fleet [1].  In line with NGIPS, the Navy also is researching energy 
storage options for pulsed-power loads that include capacitive, battery, and flywheel 
storage [2].  Energy stored in a battery may be moved to a capacitor bank through the use 
of a Series-Loaded Resonant (SLR) Converter.  
 
 
Shipboard power demands, from [1]. 
 
The objective of this thesis was to model a constant power SLR converter in 
Simulink and to validate the model in the laboratory with a hardware prototype.  A 
validated physics-based model may then be scaled in and used to design a larger 
prototype with reduced risk. 
 First, a constant power SLR converter Simulink model was developed.  Then, 
using the Simulink model as a template, the Field Programmable Gate Array (FPGA) was 
programmed using a Xilinx Simulink System Generator toolbox.  Using Naval 
  xvi 
Postgraduate School‟s Student Design Center (SDC) [3] and a Semikron Semistack 
Multi-function Insulated Gate Bipolar Transistor (IGBT) box, we implemented the SLR 





A series of trials were run on the SLR prototype and compared to the simulation.  
The simulation and experimentally obtained resonant tank current is shown below, and it 
can be seen that the simulation closely predicts the behavior of the prototype.  The slight 
variations in amplitude are attributed to conduction losses within the IGBTs and rectifier 
bridge. 
 
Resonant tank current during steady state operation, experimental (left) 
and simulation (right). 
  xvii 
The input power waveforms illustrated next show that the converter is tracking 
the commanded input power.   
 
Input power during step response, experimental (left) and simulation (right). 
 
 
In summary, a SLR converter was simulated in Simulink, and then the model was 
used as a template to program a FPGA.  The model was then prototyped in the laboratory 
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I. INTRODUCTION 
A. BACKGROUND 
The Navy‟s Next Generation Integrated Power System (NGIPS) is being designed 
to improve ship fuel economy and to provide energy for pulsed-power systems.  
Shipboard weapon systems in development are envisioned to have pulse-power 
requirements greater than 30MW, as illustrated in Figure 1, which currently exceeds the 
power generation capability of today‟s fleet [1].  In line with NGIPS, the Navy is also 
researching energy storage options for pulsed-power loads that include capacitive, 
battery, and flywheel storage [2]. 
 
 
Figure 1.   Shipboard power demands, from [1]. 
Energy may be stored in many ways; however, in order for it to be used, it has to 
be moved or transformed from one medium to another.  As discussed in [3]–[7], Series-
Loaded Resonant (SLR) converters are being researched to charge capacitors for use in 
pulse-power applications.   
  2 
B. OBJECTIVE 
It is possible to model virtually every aspect of a converter; however, a model 
only serves as a means to reduce time spent in the lab, production costs, and risk.  A 
useful model predicts laboratory results and circuit dynamics, but can only be declared 
useful after experimental validation.  The goal of this thesis is to develop a constant input 
power controller for a SLR converter in Simulink and to validate the model with a 
hardware prototype. 
C. APPROACH 
The first step was to select the circuit topology for the SLR converter.  There are a 
multiple ways to design a SLR converter; however, the one implemented in this research 
was selected from [8] and is illustrated in Figure 2.   
 
 
Figure 2.   SLR converter. 
With the circuit topology selected, the next step was to modify the existing SLR 
Simulink model [9] to provide the inputs and outputs required for a constant power 
control.  The Simulink model was then configured with a proportional integral controller 
and was tuned to draw 15W of power while sourcing various loads.  The model  
was then modified using the Xilinx Simulink toolbox and compiled to run a 
Xilinx XC4VLX25-10SF363 Field Programmable Gate Array (FPGA) embedded in 
  3 
Naval Postgraduate School‟s Student Design Center [10].  The SDC was used to 
implement the control algorithm and trigger the gate drivers. 
D. THESIS ORGANIZATION 
SLR converter theory and operational characteristics are presented in Chapter II.  
The operational modes, advantages and disadvantages of the converter are explained in 
detail.  A computer simulation model constructed in Simulink and the performance 
characteristics are included in Chapter III.  A description of the Xilinx model, hardware 
prototype, equipment setup and performance is included in detail in Chapter IV.  Results 
of the testing and conclusions about the Simulink model were compared to the measured 
results from the hardware prototyped SLR converter and are included in Chapter V.  
Recommendations for future research are included in Chapter VI. 
Data sheets for the equipment used and the Matlab code are included in the 
Appendixes.  Values for the equations developed in Chapter II-V are listed in Table 1 
unless otherwise noted. 




Parameter name Value 
Source voltage, VDC 43V 
Resonant inductance, Lr  30H  
Resonant capacitor, Cr  2.2F  
Filter capacitor, C f  4000F  
Load, R 8.33  
Distribution capacitors, C1,2  2200F  
Distribution resistors, R1,2  22  
  4 
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II. SERIES-LOADED RESONANT CONVERTER THEORY 
A. INTRODUCTION 
SLR converters are DC-DC converters with the output load connected in series 
with a resonant-tank as the name „Series-Loaded Resonant‟ suggests.  In this chapter, the 
theory of series-resonant circuits and converters is reviewed from [8].  The theory is 
applied to the system illustrated in Figure 2.   
B. SERIES-RESONANT CIRCUIT THEORY 
1. Overview 
In order to understand how SLR converters operate, it is first necessary to analyze 
a series-resonant circuit.  A series-resonant circuit is a commonly studied circuit in 
electrical engineering.  The circuit consists of a series connected source, inductor, and 
capacitor and is illustrated in Figure 3.   
 
 
Figure 3.   Undamped series-resonant circuit, from [8]. 
With the inductor current IL  and capacitor voltage vc  as state variables, (1) and (2) 













Solving (1) and (2) for vc  and iL with t  t0 , we get [8] 






The waveforms from (3) and (4) are shown in Figure 4.   
 
Figure 4.   Undamped series-resonant circuit waveforms, from [8]. 
The resonance frequency 0  and characteristic impedance Z0  of series-resonant 
circuits, evaluated with parameters from Table 1, are defined by 




2. Frequency Characteristics of a Series-Resonant Circuit 
Adding a resistive load to a series-resonant circuit in Figure 3, we obtain the 
damped series-resonant circuit illustrated in Figure 5.   The input impedance of the series-
resonant circuit is expressed by  
 Zin  XLr  XCr  R . (7) 
  7 
When Lr CrX X  , then inZ R , which occurs when the circuit is operating at the 
resonant frequency of the circuit 0 . 
 
Figure 5.   Dampened series-resonant circuit, from [8]. 
Sweeping the frequency of the input of the circuit in Figure 5 while measuring the input 
impedance, we get the results shown in Figure 6.  At resonance, the impedance of the 
circuit is at minima and is equal to R.  Above or below resonance, the circuit impedance 
increases.  The relationship between the reactive and real parts of the circuit determines 
the quality factor Qs .  The slope of Qs  is an indication of how sensitive the circuit‟s 
impedance is to changes in frequency.  SLR converters leverage the variable impedance 
characteristics of the series-resonant LC tank circuit in order to control the output current. 
 
Figure 6.   Frequency characteristics of a series-resonant circuit, from [8]. 
The quality factor of the circuit shown in Figure 5, evaluated with parameters from 














 0.433 . (8) 
 
  8 
As can be seen from Figure 6, the switching frequency  controls the impedance of the 
circuit  and, the higher Qs , the more sensitive  will be to changes in .  
C. SERIES LOADED-RESONANT CONVERTER THEORY  
1. Converter Topology 
The SLR converter prototyped in this research consisted a DC source, H-bridge, 
resonant-tank, output rectifier and filter/load are arranged as shown in Figure 7 and a 
controller, which is not shown.  The converter is controlled by adjusting the driver pulses 
to IGBTs,  and , which will be discussed in detail in Chapter III. 
 
 
Figure 7.   SLR converter diagram. 
The mode of operation, operating frequency and peak voltage/current are factors 
that determine what type of switches are best suited for the SLR converter.  The resonant 
tank subsection consists of an inductor Lr  and capacitor Cr  that form a series-resonant 
tank.  A transformer may also be included in the resonant-tank subsection to provide 
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output voltage scaling and galvanic isolation between the input and output; however, the 
leakage inductance of the transformer must be added to Lr .  This research did not include 
a transformer. 
The rectifier subsection rectifies current pulses from the resonant tank and 
charges the output capacitor and sources the load.  In order to simplify analysis, the 
capacitor at the output  is assumed to be large and capable of maintaining a constant 
output voltage across the load without relevant ripple. 
2. Modes of Operation 
SLR converters have three modes of operation: discontinuous-conduction mode 
(DCM) where 
0 / 2s  , continuous-conduction mode (CCM) where 0 0/ 2 s    , 
and CCM where 
0 s  [8].  In DCM, the inductor current goes to zero, whereas in 
CCM it does not.  For simplicity, and other advantages that are discussed later, the 
converter was designed to remain in DCM.  CCM modes are discussed in detail in [8]. 
The relationship between switching frequency  and output current  is 
illustrated in Figure 8.  While the converter is operating in DCM, the impedance of the 
resonant tank limits the output current, which is characteristic of a current source.  A 
current source is desirable for shipboard applications because if the output or load were to 
fault, the converter would not fail.  Additionally, once the fault is removed the converter 
can recover with no damage. 
 
 
Figure 8.   SLR converter normalized characteristics, from [8]. 
  10 
DCM operation may be described in six intervals as viewed from left to right in 
Figure 9.  The intervals are described using the current waveforms.  For a description of 
the voltage waveforms refer to [8].   
When a voltage is applied to the series-resonant tank by gating T   on, the tank 
resonates starting with a positive current pulse.  When iL  is positive, current flows 
through T (first interval).  As iL  goes negative, current through T   goes to zero and 
D   turns on and remains on (second interval) until the energy stored in the tank is 
transferred to the load.  At this point iL  remains at zero, awaiting the next switching event 
(third interval).  When a voltage is applied to the series-resonant tank by gating T   on, 
the tank is again excited and resonates starting with a negative pulse.  With iL  negative, 
current flows through T   if it is on (forth interval).  As iL  goes positive, current through 
T   goes to zero, and D   turns on and remains on until the energy in the tank is 
transferred to the load (fifth interval).  At this point iL  is zero, where it remains (sixth 
interval) until the cycle repeats.  These six intervals are mapped into five states (the third 
and sixth intervals are identical) and are used to implement the converter in a Simulink 




Figure 9.   SLR converter: discontinuous-conduction mode, from [8]. 
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3. Controllability 
By adjusting the switching frequency , control of the output current of a SLR 
converter is achieved.  SLR converters are commonly designed with closed loop control 
to regulate the output voltage [3]–[7]; however, in this research the control loop was 
closed to maintain constant input power to the controller.   
The idealized input impedance of the SLR converter used in this research is 
illustrated in Figure 10.  The red vertical line represents the boundary between DCM and 
CCM.  By operating this converter between 1 kHz and 9.795 kHz, we see that the input 
impedance of the converter changes between  as illustrated by the blue line.  If 
the load is fixed at , it can be concluded that the converter appears as a variable 
impedance between the source and the load. 
 
Figure 10.   SLR converter input impedance vs. frequency plot (blue) and the boundary 
conditions between DCM and CCM (red). 
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4. Switching Losses 
There are two types of losses associated with power devices and switching.  The 
first type of loss is a result of the on-state resistance of the switch and is called a 
conduction loss.  The second type of loss is the result of switching a device while it is 
conducting current or blocking voltage and is called a switching loss.   
Conduction losses are a result of the on-state resistance of power devices and are 
generally much lower than switching losses.  If voltage drop across an IGBT is defined as 
, and the current through the device is defined as , then conduction losses are 
pon  IoVce  (in W).  These losses are irrespective of switching frequency and may only be 
lowered by reducing  or by selecting a device with a lower . 
Switching losses are the result of switching a device that is conducting current or 
blocking voltage.  Because the device does not change states without a delay, there is an 
overlap between the current through the device and the voltage across the device that is 
realized as a loss pT  vT iT ,  where the voltage across the device during switching 
defined as vT  and the current through the device as iT  form the switching loss pT  as 
illustrated in Figure 11.   
Power converters may be either hard or soft switching converters.  Hard switching 
refers to changing of states of a switch while it is conducting or blocking and is illustrated 
in Figure 11 and again in Figure 13 by the dotted line. 
 
 
Figure 11.   Hard switching voltage and current waveforms, from [8]. 
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Soft switching converters are characterized by changing the state of the switch 
while the switch is not conducting or blocking voltage.  If the switching loss is  
and  or  during the switching event, then the loss is virtually eliminated. 
The voltage and current waveforms in Figure 12 illustrate that the device is not 
conducting while the switch changes states, which is a form of soft switching called zero-
current switching (ZCS).  When the current in the circuit reverses, the antiparallel diode 
turns on and the device is then turned off, followed by the diode naturally commutating 
off.  In this scenario, there are no switching losses realized. 
 
 
Figure 12.   Soft switching voltage and current waveforms. 
Soft switching is one of the advantages that SLR converters have over other converter 
topologies [8].  The solid line in Figure 13 illustrates soft switching, and the dashed line 
illustrates hard switching and the area under the curves are the switching losses (in W). 
 
Figure 13.   Hard vs. soft switching loci, from [8]. 
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In hard switching, losses are directional proportional to the switching frequency, 
which limits the maximum switching frequency of the converter.  Lower frequencies 
translate to larger converters that require more materials to build and subsequently weigh 
more.  The stray inductive and capacitive components in the circuit coupled with hard 
switching introduces electromagnetic interference (EMI) problems [8].  Therefore, in 
addition to reduced switching losses, there are advantages to soft switching converters.  
D. CHAPTER SUMMARY 
 In this chapter, an overview of series resonant circuits and their characteristics 
were presented.  SLR converter topology characteristics, an in-depth analysis of the 
circuit operating in DCM, and switching losses were presented.  In the next chapter, a 
detailed description of a Simulink model of a SLR converter is presented.  
  15 
III. SLR SIMULINK/MATLAB MODEL 
A. INTRODUCTION 
In this chapter, a detailed description of the Simulink model used in this research 
is provided.  The lossless model is composed of a Proportional-Integral (PI) controller, 
modulation, and converter blocks as arranged in Figure 14.  The PI controller and 
modulation blocks were later used as source code in Chapter IV.   
SLR converters may be designed to maintain constant voltage, current or power 
by adjusting the switching frequency of the converter.  The converter in this research was 
modified from [9] to draw an average input power of 15 W while powering a load 
through the use of a PI controller.  The PI controller adjusts the frequency of the 
converter to maintain the reference input power.  
 
 
Figure 14.   SLR converter Simulink block diagram. 
B. PI CONTROLLER 
The PI controller implemented in this research was configured with feed-forward 
input as illustrated in Figure 15.  The feed-forward input was implemented to improve the 
response time and provide the converter with appropriate initial conditions. 
  16 
 
Figure 15.   PI controller block diagram. 
The PI controller subtracts the input power  from the reference power  and 
generates an error signal, which represents the change in power required for the converter 
to reach steady state.  The error signal is multiplied by  to generate the proportional 
error signal and is also multiplied by  and integrated to generate an integral error 
signal.  The  and  error signals are summed and form an offset that is summed with 
the initial frequency  to produce 
   ref init ref in p If f P P K K dt     . (9) 
The converter was adjusted to draw 15 W while sourcing an 
 
load with 
 and . Substituting  and  into (9), we get  
   3000 15 5 900ref inf P dt     . (10) 
The PI controller implemented in the Simulink model is illustrated in Figure 16.  
The saturation block limits were set to 500 8500reff   in order to prevent the converter 
from transitioning into CCM. 
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Figure 16.   PI controller implemented in Simulink. 
C. MODULATION 
The modulation subsystem translates the output from the PI controller into gate 
pulses for the SLR converter as shown in Figure 14.  In Figure 17 and Figure 18  is an 
input to the modulation subsystem that generates the trigger pulses (  and ) for 
the IGBT gate drivers.  The ton and ramp signals are used to control the on time of the 
IGBT pulses and the switching frequency.  The IGBTs must be on long enough to fully 
excite the LC network set by ton , which is a function of the resonant frequency of the LC 




Equation (10) evaluated with 0 1.2310
5rad / s  yields 39.3ont s . 
 
Figure 17.   The ramp and ton  subsystem, after [9]. 
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The output signal ton  controls the pulse widths of  or , which are created 
when the ramp passes the logical values set by the relation operators as illustrated in 
Figure 18.   
 
Figure 18.   Modulation subsystem, after [9]. 
The ramp signal increases from 0 to 1 at the frequency commanded by .  The  
 driver signal is set to 1 at  and remains high until the time established by ton .  
Once the ramp passes 0.5,  is set to 1 and remains on for the time established by ton . 
The timing relationship between the ramp and ton  is illustrated in Figure 19. 
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Figure 19.   IGBT driver signals. 
The resonant tank current and gate driver signals are related.  In order for a SLR 
converter to ZCS, the gate driver signal must remain on long enough for the resonant 
current to reverse.  Once the current reverses direction, the switch does not conduct 
current and may then be gated off.  The switch must be gated off before the resonant 
current goes positive or the LC network will resonant a second time.  The relationship 
between the gate pulse and the LC network used in this research is illustrated in 
Figure 20. 
 
Figure 20.   Gate driver signal and resonant tank current. 
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D. CONVERTER 
The converter block is a physics-based model of the hardware used in this 
research.  The converter is composed of two subsystems, the H-bridge and resonant tank 
and load, and is illustrated in Figure 21.   
 
 
Figure 21.   Converter subsystems. 
The H-bridge was implemented through the use of a state machine [9] with the 
states listed in Table 2.  The Simulink model of the state machine is illustrated in Figure 
22.  The states represent the different configurations that the switch and diodes transition 
through while the converter is operating in DCM.  These states were previously described 
in Chapter II and illustrated in Figure 9.  It can be seen in Table 3 that the H-bridge 
subsection mimics the behavior of a SLR converter in DCM operation.  It is important to 
note that this portion of the model limits the converter to DCM.  For CCM operation, this 
subsystem requires additional modeling effort. 
Table 2.   State description for the H-bridge subsystem. 
S1 S2 S3 S4 S5 
T   0




T   1




T   0




T   0




T   0
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S1 S2 S3 S4 S5 
S1  T   T     
S2    T  / IL  0 IL 0 
S3    IL 0 T  / IL  0 
S4 T  / IL  0 T      
S5 T  / IL  0  T     
 
Based on the mapping of the state transition matrix shown in Table 3, the state 
machine passes ,  and the resonant tank current to the inverter.  The inverter 
operates in a symmetric manner; therefore,  and  are not required in the inverter 
subsection and were terminated as illustrated in Figure 22.   
 
Figure 22.   H Bridge subsystem, after [9]. 
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The inverter subsystem takes inputs , , and input current and voltage and 
generates the input power  and  as illustrated in Figure 23.  The  and  inputs 
are the current that is being removed from the capacitor by the converter each time the 
IGBTs are gated on.  Resistors  and  represent the leakage resistance in capacitors 
 and .  The leakage current that is flowing through  and  is accounted for by 
subtracting it from the input current.  The output  routes voltage from either the  or 
 to the resonant tank and load based on  and .  The parameters  and  
represent the source inductance and losses. 
 
Figure 23.   Inverter, after [9]. 
The inverter modeled in this research does not account for temperature effects or 
switching losses and may be a topic for future work.  
The resonant tank and load are illustrated in Figure 24.  The output of the inverter 
 sources the tank circuit and load.  The reset input to the integrator used to implement 
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the resonant tank current ensures that the tank current returns to zero as during each 
cycle.  Various signals are mapped to variables and were used to generate the plots 
included in Chapter IV. 
 
 
Figure 24.   Resonant tank and load, after [9]. 
E. CHAPTER SUMMARY 
In this chapter, a detailed description of the Simulink model used in this research 
was provided.  The lossless model is composed of a PI controller, modulation, and 
converter blocks as arranged in Figure 14.  The modeling was done in a manner that 
allows for the PI controller and modulation subsections to be used as the template for the 
Xilinx code that was used to program a FPGA in the SLR prototype in the next chapter. 
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IV. SLR PROTOTYPE 
A. INTRODUCTION 
In this chapter, the hardware implementation of the SLR prototype is discussed in 
detail.  The circuit topology and controller scheme theory were discussed in detail in 
Chapters I and II.  The prototype consists of the hardware illustrated in Figure 7 and the 
PI Controller and Modulation subsystems illustrated in Figure 14.  The prototype consists 
of two parts, the FPGA controller and converter hardware. 
B. FPGA CONTROLLER 
The first step in prototyping the SLR converter was replacing the Simulink blocks 
with Xilinx blocks using the Xilinx System Generator Toolbox.  The advantage of 
modeling first with Simulink and then with the Xilinx System Generator Toolbox is that 
the Simulink model is easier to debug and also provides a tool to make modifications to 
the controller for future work.   
The Xilinx FPGA controller was based on the model used in [9], which utilized 
the SDC developed in [10].  The SDC consists of a Virtex-II reference board, Xilinx 
XC4VLX25-10SF363 FPGA, and four port Voltage and Current Analog-to-Digital 
converters [10].  The SDC is interfaced to a personal computer (PC) via a Joint Test 
Action Group (JTAG) cable.  The SDC measures the input power and implements PI 
control expressed by Equation (9) and then outputs the gate driver signals.  The one 
aspect of the Xilinx System Generator Toolbox that is different than the Simulink blocks 
is that Xilinx blocks are going to be translated to code that will be written to a FPGA that 
has a finite real estate and computing power, which require the processor to use Fixed-
Point numbers. 
1. Fixed-Point Numbers 
Hardware components interpret numbers as defined by their data type.  In this 
research, signed and unsigned fixed-point numbers were used.  The position of the binary 
point is the means by which fixed-point values are scaled and interpreted.   
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A binary representation of a generalized fixed-point number is shown in Figure 25 
where:  is the ith binary digit,  is the word length in bits,  is the location of the 
most significant bit (MSB), and is the location of the least significant bit (LSB) [11]. 
 
 
Figure 25.   Fixed-Point Number, from [11]. 
Signed, fixed-point numbers are characterized by the word length in bits a, the 
position of the binary point b, and the sign.  The set of numbers realizable is finite and is 
defined as .  Signed data uses two‟s complement to represent numbers and has a range 
that is expressed by [12]   
 . (12) 
In a Xilinx Simulink block, a signed fixed-point number with 13 bits that has two bits to 
the right of the decimal point is represented by Fix_13_2.  Substituting a  13  and  
into (12), we get a range of 4096 to 4095.75.   
Unsigned, fixed-point numbers are characterized by the word length in bits a and 
the position of the binary point b.  The set of numbers realizable is finite and is defined as 
.  The range of an unsigned fixed-point number is expressed by [12] 
 . (13) 
In a Xilinx Simulink block, an unsigned fixed-point number with 13 bits that has two bits 
to the right of the decimal point is represented by Ufix_13_2.  Substituting a  13  and 
 into (13), we get a range of 0 to 8191.75.   
2. Xilinx FPGA Controller 
The controller implemented in this research is illustrated in Figure 26.  The 
controller consists of a PI controller, modulation, and shutdown timer blocks and are 
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illustrated in Figure 27 through Figure 29.  The data conversion and Chipscope interface 
blocks were included for debugging purposes.  The controller also passes four channels 
of data from the FPGA to the Chipscope interface after being formatted in the Data 
conversion subsystem. 
 
Figure 26.   Xilinx Simulink model, after [9]. 
a. PI Controller 
The PI controller implemented in the Xilinx model is a discrete version of 
the model discussed in detail in Chapter II and is illustrated in Figure 27.  The output of 
this model was limited by the word size of the AddSub1 (UFix_14_1), which when 
substituted into (11), yields 8191.5 Hz.   
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Figure 27.   PI controller subsystem. 
b. Modulation Subsystem 
The Modulation subsystem implemented in the Xilinx model is identical 
in theory to the model discussed in detail in Chapter II and illustrated as Figure 28.  The 
modulation subsystem accepts the fref  generates the gate driver pulses for the hardware.  
The blocks on the right side of Figure 28 are the outputs of the system and are mapped to 
pins on the FPGA.   
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Figure 28.   Modulation subsystem, after [9]. 
c. Shutdown Timer 
The shutdown timer implemented in the Xilinx model is illustrated in 
Figure 29.  The timer consists of a SR flip-flop with a counter that latches the output low 
once the counter reaches a predetermined value.  The output latch requires RUN1 to be 
high in order for the output to go high.  This feature removes the timing glitches 
associated with the initialization of Inverter1.  
The shutdown timer was designed with a SR Flip Flop that latches off 
once the clock count exceeds a constant.  In constant power operation the converter in 
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Figure 29.   Shutdown timer. 
3. FPGA Programming 
The Simulink model was modified using three software packages to format the 
model to program the FPGA as illustrated in Figure 30.   
 
 
Figure 30.   Software flow diagram.  
First, Simulink reads the Matlab initial condition file, included in Appendix B, which 
contains the variables required for the application. Second, the Xilinx System Generator 
toolbox generates HDL code and outputs a “.ise” file.  Third, the output of the Xilinx 
System Generator is converted to a “.bit” file using Xilinx ISE Design Suite.  Finally, the 
“.bit” file is then downloaded to the FPGA via a JTAG cable using Chipscope.  Once the 
FPGA is programmed, it is interfaced through a GUI within Chipscope and may be 
debugged and analyzed in real time using the Chipscope to Matlab interface included in 
Appendix B.   
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C. HARDWARE 
The hardware used to implanted the converter was a package by SEMIKRON 
called SEMISTACK-IGBT.   The package consists of a three-phase inverter that is 
coupled to a capacitor bank. The inverters inside the SEMISTACK are made of SKM 50 
GB 123D IGBTs that are controlled by a SEMIKRON SKHI 22 gate drivers.   
The SLR converter was described in Chapter I and illustrated in Figure 7.  In this 
research, the Semicron Box containing SKM 50 GM 123 IGBTs with SKHI 22 gate 
drivers was utilized, and the datasheet is included in Appendix A.  The values for the 
other components are listed in Table 1.   
D. CHAPTER SUMMARY 
With the FPGA programmed, the prototype was configured as illustrated in 
Figure 31.  A series of tests were performed on the Simulink model from Chapter II and 
was used to establish the parameters required for the converter to maintain constant 




Figure 31.   SLR prototype model. 
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V. RESULTS 
A. OVERVIEW 
In this thesis, a constant power SLR converter was simulated in Simulink by 
closing the control loop on the input power.  The Simulink model was then used to 
develop the code to program the Xilinx FPGA using the Xilinx System Generator toolbox 
in Simulink.  A series of tests were performed on the Simulink model and compared to 
the hardware prototype, which was configured as illustrated in 0 
In order for a model to be useful, the results from the simulation must reasonably 
predict the behavior of the physical system.  It is important to note that acceptable results 
leave room for interpretation in defining whether the model is useful or not.  The results 





Figure 32.   SLR converter test setup. 
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B. EXPERIMENTS 
Three trials were run on the hardware, and the waveforms included in this chapter 
were downloaded from the oscilloscope filtered through a low pass filter and formatted in 
Matlab and included as “experimental” plots.  The Matlab code to format the oscilloscope 
data for Matlab is included in Appendix B.  Identical trials were run on the software 
model by running Simulink from the terminal with a Matlab script, which is included in 
Appendix B.  The results filtered through a low pass filter 
 H j 
3000
3000  j .
 (15) 
The filtered data was formatted in Matlab and are included as “simulation” plots.  A 
description of the experiments is included as Table 4.   
Table 4.   Experiment description. 
Trial  R ( ) 
1 42.90 8.33 
2 37.00 8.33 
3 42.90 12.28 
 
C. EXPERIMENT RESULTS 
The simulation reasonably predicted the hardware performance with the exception 
of the output voltage and power levels.  The disparity between these measurements were 
a result of not accounting for the IGBT and full wave rectifier losses and present an area 
for further modeling work.   
Additionally, the shape of the input power and output power waveforms reveal 
that the simulation does not capture all aspects of the source and load.  The disparity 
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between the shapes of these waveforms could be an area for future research. The other 
areas where the model does not accurately predict the performance of the hardware are 
detailed in the results. 
1. Trial 1 
In Trial 1, the input voltage to the converter was set to 42.9 V and the load was 
fixed at 8.33  .  The step response and steady state performance of the converter was 
measured and simulated.  The output voltage, input power, output power, and resonant 
tank current waveforms were compared and illustrated in Figure 33 through Figure 37.  
The results of the trial are summarized in Table 5.   
The converter was tuned to operate with this input voltage and load.  All of the 
parameters measured correlated with the expected values with the exception of the output 
voltage, output power and switching frequency. 
Table 5.   Trial 1 results. 
Parameter Experimental Simulation 
Output Voltage Rise time [ms] 123 104 
Input Power Rise time [ms] 111 99 
Output Voltage [V] 8.71 11.14 
Input Power Response Critically Damped Critically Damped 
Mean Input Power[W] 15.23 15.00 
Mean Output Power[W] 9.38 14.92 
Peak Resonant Tank Current [A] 8.65 8.85 
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The output voltage of the converter was measured after the converter was turned 
on through the Chipscope interface, and the results are illustrated in Figure 33.  An 
oscilloscope recorded the converters output voltage and is displayed on the left.  A 
comparable experiment was conducted on the Simulink model, and the results are 
displayed on the right.   
The appreciable disparity between the two results is the steady state value of the 
output voltage.  The experimental results reached steady state at 8.71 V, while the 
simulation reached steady state at 11.14 V.  The differences between the plots are a result 
of the Simulink model‟s lossless characteristics.  While the converter is conducting, there 
are two diode voltage drops in the full bridge rectifier  in series with the on-state IGBT 
voltage drop  that are not accounted for in the model.  Assuming that these voltage 
drops are the source of the disparity, we have Vloss  2Vd Vce .  If Vd  0.7 V  and 
Vce 8A  1.0 V , then Vloss  2.4 V .  Given that the difference between the recorded results 
are due to losses, then V
out exp  Vout (sim) Vloss(sim)  and Vout exp  11.15  2.4  8.75 V .  
Therefore, it can be concluded that the disparity between the simulation is largely a result 
of not accounting for the voltage drops of the devices in the simulation.  If these 




Figure 33.   Trial 1 output voltage step response, experimental (left) simulation (right). 
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The input power of the converter was measured after the converter was turned on 
through the Chipscope interface, and the results are illustrated in Figure 34.  An 
oscilloscope recorded the converter‟s input current and input voltage and then calculated 
the input power.  The input power was downloaded to a PC, filtered in Matlab, and is 
displayed on the left.  A comparable experiment was conducted on the Simulink model, 
and the filtered results are displayed on the right.  
 
 
Figure 34.   Trial 1 input power step response, experimental (left) simulation (right). 
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The experimental input power was slightly higher than the simulation until the converter 
fully reached steady state as observed in Figure 35.  The steady state input power 
waveforms have a similar mean value shown in green; however, the simulation did not 
capture the same input power waveform as the experiential data.  The difference in the 
shape of these waveforms is attributed to voltage source characteristics that were not 
modeled in this research. 
 
 
Figure 35.   Trial 1 input power during steady state operation, experimental (left) and 
simulation (right). 
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The steady state output power is illustrated in Figure 36.  The left plot is 
experimental data, and the right is from the Simulink simulation.  The simulation‟s mean 
output power was 14.92 W and the experimental output power was measured at 9.38 W.  
The difference between the two values is 5.54 W and is attributed to the losses realized 
by the IGBT and full bridge rectifier. 
 
 
Figure 36.   Trial 1 output power during steady state operation, experimental (left) and 
simulation (right). 
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The steady state resonant tank current is illustrated in Figure 37.  The 
experimental data is displayed on the left, and the simulation on the right.  The 
experimental model operated at 3.14 kHz, while the simulation operated at 3.55 kHz.  In 
steady state the experimental model‟s peak current was measured at 8.65 A and the 
smaller peak was measured at 1.55 A.  The simulation‟s peak current was measured at 
8.85 A, and the smaller peak was measured at 2.78 A.  The disparity between the smaller 




Figure 37.   Trial 1 resonant tank current during steady state operation, experimental (left) 
and simulation (right). 
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2. Trial 2 
In Trial 2, the input voltage to the converter was set to 37 V and the load was 
fixed at 8.33  .  The step response and steady state performance of the converter was 
measured and simulated.  The output voltage, input power, output power, and resonant 
tank current waveforms were compared and illustrated in Figure 38 through Figure 42, 
and the results are summarized in Table 6.   
Table 6.   Trial 2 results. 
Parameter Experimental Simulation 
Output Voltage Rise time [ms] 74 152 
Input Power Rise time [ms] 74 204 
Output Voltage [V] 9.15 11.14 
Input Power Response Critically damped  Critically damped 
Mean Input Power [W] 16.03 15.00 
Mean Output Power [W] 10.05 14.93 
Peak Resonant Tank Current [A] 7.75 8.03 
Switching Frequency[kHz] 3.55 3.75 
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The output voltage of the converter was measured after the converter was turned 
on through the Chipscope interface, and the results are illustrated in Figure 38.  An 
oscilloscope recorded the converter‟s output voltage, which is displayed on the left.  A 
comparable experiment was conducted on the Simulink model, and the results are 
displayed on the right.   
The appreciable disparity between the two results is the steady state value of the 
output voltage.  The experimental results reached steady state at 9.15 V, while the 
simulation reached steady state at 11.14 V.  The differences between the plots are likely a 




Figure 38.   Trial 2 output voltage step response, experimental (left) simulation (right). 
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The input power of the converter was measured after the converter was turned on 
through the Chipscope interface, and the results are illustrated in Figure 39.  An 
oscilloscope recorded the converter‟s input current and input voltage and then calculated 
the input power.  The input power was downloaded to a PC, filtered in Matlab, and 
displayed on the left.  A comparable experiment was conducted on the Simulink model, 
and the filtered results are displayed on the right.  A critically damped response was 
observed in both the hardware and simulation. 
 
 
Figure 39.   Trial 2 input power step response, experimental (left) simulation (right). 
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The steady state input power waveforms are illustrated in Figure 40.  The 
hardware model reached steady state at 16.02 W where the simulation achieved steady 
state at the commanded 15 W.  During testing, the PI controller performed as designed 
and drove the error signal to zero; therefore, the 1.02 W difference is the result of 
measurement error and presents an opportunity for further research.  Furthermore, if the 
converter were to be operated at a higher power level, the 1.02 W difference may be 
determined irrelevant. 
 
Figure 40.   Trial 2 input power during steady state operation, experimental (left) and 
simulation (right). 
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The steady state output power is illustrated in Figure 41.  The left plot is 
experimental data, and the right is from the Simulink simulation.  The simulation‟s mean 
output power was 14.93 W, and the experimental power out was measured at 10.05 W.  
The difference between the two values is 4.88 W and is attributed to the losses realized 
by the IGBT and full bridge rectifier. 
 
Figure 41.   Trial 2 output power during steady state operation, experimental (left) and 
simulation (right). 
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The steady state resonant tank current is illustrated in Figure 42.  The 
experimental data is displayed on the left, and the simulation on the right.  The 
experimental model operated at 3.55 kHz, while the simulation operated at 3.75 kHz.  In 
steady state the experimental model‟s peak current was measured at 7.75 A, and the 
smaller peak was measured at 0.96 A.  The simulation‟s peak current was measured at 
8.05 A, and the smaller peak was measured at 1.95 A.  The disparity between the smaller 
peaks is a result of the differences in output voltages between the experimental data and 
the simulation. 
 
Figure 42.   Trial 2 resonant tank current during steady state operation, experimental (left) 
and simulation (right). 
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3. Trial 3 
In Trial 3 the input voltage to the converter was set to 42.9 V and the load was 
increased to 12.28  .  The step response and steady state performance of the converter 
was measured and simulated.  The output voltage, input power, output power, and 
resonant tank current waveforms were compared and illustrated in Figure 43 through 
Figure 46, and the results are summarized in Table 7.   
Table 7.   Trial 3 results. 
Parameter Experimental Simulation 
Output Voltage Rise time [ms] 117 224 
Input Power Rise time [ms] 113 294 
Output Voltage [V] 12.09 14.6 
Input Power Response Underdamped Underdamped 
Mean Input Power [W] 15.35 15.01 
Mean Output Power [W] 10.2 14.92 
Peak Resonant Tank Current [A] 9.2 9.75 
Switching Frequency [kHz] 2.54 2.70 
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The output voltage of the converter was measured after the converter was turned 
on through the Chipscope interface, and the results are illustrated in Figure 43.  An 
oscilloscope recorded the converter‟s output voltage, which is displayed on the left.  A 
comparable experiment was conducted on the Simulink model, and the results are 
displayed on the right.   
The appreciable disparity between the two results is overshoot associated with the 
step response.  The experimental results reached steady state at 12.12 V, while the 
simulation reached steady state at 14.6 V.  The differences between the plots are a result 
of the Simulink models lossless characteristics as discussed in detail in Trial 1‟s analysis. 
The experimental results reached steady state after a peak input voltage of 
12.94 V (6.7% overshoot).  The simulation reached steady state after a peak input voltage 
of 16.31 V (11.7% overshoot). 
 
Figure 43.   Trial 3 output voltage step response, experimental (left) simulation (right). 
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The input power of the converter was measured after the converter was turned on 
through the Chipscope interface, and the results are illustrated in Figure 44.  An 
oscilloscope recorded the converter‟s input current and input voltage and then calculated 
the input power.  The input power was downloaded to a PC, filtered in Matlab, and is 
displayed on the left.  A comparable experiment was conducted on the Simulink model, 
and the filtered results are displayed on the right. 
An underdamped response was observed in both the hardware and simulation.  
The experimental data revealed a slight overshoot.  The simulation revealed a 
4 W (26.7%) overshoot.  The disparity between the overshoot is attributed to the 
simulation running at a higher operating point due to the losses not accounting hardware 
losses as discussed in Trial 1‟s results. 
 
Figure 44.   Trial 3 input power step response, experimental (left) simulation (right). 
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The steady state input power waveforms are illustrated in Figure 45.  The 
hardware model reached steady state at 15.35 W, while the simulation achieved state at 
the commanded 15.01 W. 
 
 
Figure 45.   Trial 3 input power during steady state operation, experimental (left) and 
simulation (right). 
The steady state output power is illustrated in Figure 46.  The left plot is 
experimental data, and the right is from the Simulink simulation.  The simulation‟s mean 
output power was 14.92 W, and the experimental output power was measured at 
10.02 W.  The difference between the two values is 4.90 W and is attributed to the losses 
realized by the IGBT and full bridge rectifier. 
 
Figure 46.   Trial 3 output power during steady state operation, experimental (left) and 
simulation (right). 
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The steady state resonant tank current is illustrated in Figure 47.  The 
experimental data is displayed on the left and the simulation on the right.  The 
experimental model operated at 2.54 kHz, while the simulation operated at 2.70 kHz.  In 
steady state the experimental model‟s peak current was measured at 9.20 A, and the 
smaller peak was measured at 1.86 A.  The simulation‟s peak current was measured at 
9.75 A, and the smaller peak was measured at 0.80 A.  The disparity between the smaller 
peaks is a result of the differences in output voltages between the experimental data and 
the simulation. 
 
Figure 47.   Trial 3 resonant tank current during steady state operation, experimental (left) 
and simulation (right). 
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VI. CONCLUSIONS AND FUTURE RESEARCH 
A. CONCLUSIONS 
The days of designing systems without an accurate model are in the past.  In this 
research a constant power SLR converter was modeled and tested in Simulink.  A series 
of trails were conducted on the model by adjusting the PI controller‟s gains until desired 
results were achieved.  With a firm understanding of the converter‟s performance, the 
Simulink code was converted into Xilinx code, downloaded to a FPGA and used to 
control a SLR converter.   
Using a Semikron Semistack Multi-function IGBT box, the SDC in the NPS 
Power lab, and readily available parts, we prototyped a SLR converter.  The SDC is an 
excellent resource for digital control of power electronics design and enables students to 
rapidly verify results in hardware.  As a result, this research was focused on the converter 
being modeled, not the tools used to do the modeling. 
A series of identical trails were conducted on both the Simulink model and the 
hardware prototype.  In each case, the Simulink model accurately predicted the behavior 
of the converter and also proved to be very useful in tuning the converter controller.  
During testing disparities between the simulation and hardware output voltage and output 
power were identified and discussed in detail in Chapter V. 
B. FUTURE RESEARCH 
First, a linear state space model of the SLR converter implemented in this 
research would be very beneficial and provide a variety of research topics for future 
students. 
Second, adding losses to the model and further work to enable the model to 
accurately predict the operation frequency of the converter are areas that would improve 
the model. 
Third, implementing a more advanced control strategy that accounts for the large 
input power swings and allows for higher proportional gains may improve the 
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performance of the circuit.  This may be accomplished by taking the mean value of the 
input power over a cycle in lieu of providing a real-time input to the PI controller. 
Finally, converters used to charge a predetermined load could operate with a 
lookup table, which requires fewer sensors and is simpler to implement. 
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APPENDIX A: DATASHEETS 
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APPENDIX B: MATLAB M-FILES 
A. MATLAB INITIAL CONDITIONS FILE 
SLR_IC.m 
 





























tstep = step_ct/f_clock; 
F_mat = [0 0 0 1;1 1 2 0;2 2 3 0;3 3 0 0]; 
O_mat = F_mat; 
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B. RUNNING A SIMULINK MODEL FROM THE WORKSPACE 
LOOP_PI.M 
 
%Use this file to run a Simulink model from the command 
%line.  For multiple jobs, put this code into a loop and 
%save the output of each trial.  Ensure that you comment 
%out the values that will be put into the loop in the 
%initial conditions file, otherwise they will overwrite the 
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%This file takes the output of chipscope and formats it for 
%matlab.  The scaling factors are in place to reverse any 













    index=ii+vecsize-datasize-1; 





















    









%Data scaled according to the Simulink Chipscope interface 
%block. 
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D. OSCILLOSCOPE TO MATLAB INTERFACE 
importfile.m 





%  Imports data from the specified file 
%  FILETOREAD1:  file to read 
%  Auto-generated by MATLAB on 01-Apr-2011 11:36:59 
DELIMITER = ','; 
HEADERLINES = 15; 
% Import the file 
newData1 = importdata(fileToRead1, DELIMITER, HEADERLINES); 
% Create new variables in the base workspace from those 
fields. 
vars = fieldnames(newData1); 
for i = 1:length(vars) 




%this file calls the importfile function and creates the 
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